

Description

The HSBA4909 is the high performance complementary N-ch and P-ch MOSFETs with high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.


The HSBA4909 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Product Summary

BVDSS	RDS _{ON}	ID
40V	8mΩ	40A
-40V	13mΩ	-40A

PRPAK5*6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V _{DS}	Drain-Source Voltage	40	-40	V
V _{GS}	Gate-Source Voltage	± 20	± 20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	40	-40	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	28	-28	A
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	15	-15	A
I _D @T _A =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	10	-10	A
I _{DM}	Pulsed Drain Current ²	120	-120	A
EAS	Single Pulse Avalanche Energy ³	76	146	mJ
I _{AS}	Avalanche Current	39	-54	A
P _D @T _C =25°C	Total Power Dissipation ⁴	36	36	W
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	62	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	3.5	°C/W

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_D=250\mu\text{A}$	40	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $\text{I}_D=1\text{mA}$	---	0.034	---	$\text{V}/^{\circ}\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=12\text{A}$	---	---	8	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=10\text{A}$	---	---	10	
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$, $\text{I}_D=250\mu\text{A}$	1.0	1.5	2.5	V
$\Delta \text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{GS}(\text{th})}$ Temperature Coefficient		---	-4.56	---	$\text{mV}/^{\circ}\text{C}$
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $T_J=25^{\circ}\text{C}$	---	---	1	uA
		$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $T_J=55^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 20\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	---	---	± 100	nA
R_g	Gate Resistance	$\text{V}_{\text{DS}}=0\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.6	---	Ω
Q_g	Total Gate Charge (4.5V)	$\text{V}_{\text{DS}}=20\text{V}$, $\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=12\text{A}$	---	19	---	nC
Q_{gs}	Gate-Source Charge		---	4.7	---	
Q_{gd}	Gate-Drain Charge		---	8.5	---	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=15\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{R}_g=3.3\Omega$	---	14.5	---	ns
T_r	Rise Time		---	2.2	---	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	77	---	
T_f	Fall Time		---	4.8	---	
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=15\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2333	---	pF
C_{oss}	Output Capacitance		---	176	---	
C_{rss}	Reverse Transfer Capacitance		---	136	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$\text{V}_G=\text{V}_D=0\text{V}$, Force Current	---	---	15	A
I_{SM}	Pulsed Source Current ^{2,5}		---	---	39	A
V_{SD}	Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_s=1\text{A}$, $T_J=25^{\circ}\text{C}$	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $\text{V}_{\text{DD}}=25\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=39\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

P-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-40	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	---	-0.012	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_D=-8\text{A}$	---	---	13	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$, $I_D=-4\text{A}$	---	---	20	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$	-1.0	-1.5	-2.5	V
$\Delta V_{\text{GS}(\text{th})}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	4.32	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-32\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=-32\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$, $I_D=-18\text{A}$	---	24	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{\text{DS}}=-20\text{V}$, $V_{\text{GS}}=-4.5\text{V}$, $I_D=-12\text{A}$	---	29	---	nC
Q_{gs}	Gate-Source Charge		---	7.7	---	
Q_{gd}	Gate-Drain Charge		---	7.6	---	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}$, $V_{\text{GS}}=-10\text{V}$, $R_G=3.3\Omega$, $I_D=-1\text{A}$	---	40	---	ns
T_r	Rise Time		---	35	---	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	100	---	
T_f	Fall Time		---	9.6	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	3500	---	pF
C_{oss}	Output Capacitance		---	323	---	
C_{rss}	Reverse Transfer Capacitance		---	222	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	-15	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=-25\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=-54\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



N-Ch and P-Ch Fast Switching MOSFETs

N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized R_{DSON} vs. T_J



N-Ch and P-Ch Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave



N-Ch and P-Ch Fast Switching MOSFETs

P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized $V_{GS(\text{th})}$ v.s T_J




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized R_{DSON} v.s T_J



N-Ch and P-Ch Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Waveform



PRPAK5x6-8L Dual EP2 Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.90	1.17	0.035	0.046
b	0.33	0.51	0.013	0.020
C	0.20	0.30	0.008	0.012
D1	4.80	5.20	0.189	0.205
D2	3.61	3.96	0.142	0.156
E	5.90	6.15	0.232	0.242
E1	5.70	5.85	0.224	0.230
E2	3.30	3.78	0.130	0.149
e	1.27 BSC		0.05 BSC	
H	0.38	0.61	0.015	0.024
K	1.10	---	0.043	---
L	0.38	0.61	0.015	0.024
L1	0.05	0.25	0.002	0.010
M	0.50	---	0.020	---
α	0°	12°	0°	12°