

Description

- Proprietary New Trench Technology
- RDS(ON),typ.= 43mΩ@VGS=10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode


Product Summary

V _{DS}	200	V
R _{DS(ON),max}	48	mΩ
I _D	30	A

Applications

- Synchronous Rectification in SMPS
- Motor Control
- Hard Switching and High Speed Circuit

TO-252 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	200	V
V _{GS}	Gate-Source Voltage	± 20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	30	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	21	A
I _{DM}	Pulsed Drain Current ²	120	A
EAS	Single Pulse Avalanche Energy ³	200	mJ
dv/dt	Peak Diode Recovery dv/dt	5	V/nS
P _D @T _C =25°C	Total Power Dissipation ³	150	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	55	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	1.5	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	200	---	---	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=10\text{V}$, $I_D=20\text{A}$	---	42	48	$\text{m}\Omega$
	Static Drain-Source On-Resistance ²	$V_{GS}=4.5\text{V}$, $I_D=20\text{A}$	---	48	60	$\text{m}\Omega$
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	1.0	2.3	3.0	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=200\text{V}$, $V_{GS}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{DS}=160\text{V}$, $V_{GS}=0\text{V}$, $T_J=125^\circ\text{C}$	---	---	100	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
Q_g	Total Gate Charge	$V_{DS}=100\text{V}$, $V_{GS}=10\text{V}$, $I_D=15\text{A}$	---	49	---	nC
Q_{gs}	Gate-Source Charge		---	11	---	
Q_{gd}	Gate-Drain Charge		---	8	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=100\text{V}$, $V_{GS}=10\text{V}$, $R_G=10\Omega$	---	22	---	ns
T_r	Rise Time		---	5.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	75	---	
T_f	Fall Time		---	11	---	
C_{iss}	Input Capacitance	$V_{DS}=100\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	3490	---	pF
C_{oss}	Output Capacitance		---	13	---	
C_{rss}	Reverse Transfer Capacitance		---	86	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	30	A
I_{SM}	Pulsed Source Current ^{2,5}		---	---	120	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=15\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	117	---	nS
Q_{rr}	Reverse Recovery Charge		---	333	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



Typical Characteristics




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics



HUASHUO
SEMICONDUCTOR

HSU30N20

N-Ch 200V Fast Switching MOSFETs




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit





Fig. 4.2 Unclamped Inductive Switching Waveforms



TO252-2L Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.18	2.40	0.086	0.095
A1	-	0.2	-	0.008
b	0.68	0.9	0.026	0.036
b3	4.95	5.46	0.194	0.215
c	0.43	0.89	0.017	0.035
D	5.97	6.22	0.235	0.245
D1	5.300REF		0.209REF	
E	6.35	6.73	0.250	0.265
E1	4.32	--	0.170	-
e	2.286BSC		0.09BSC	
H	9.4	10.5	0.370	0.413
L	1.38	1.78	0.054	0.070
L1	2.90REF		0.114REF	
L2	0.51BSC		0.020BSC	
L3	0.88	1.28	0.034	0.050
L4	0.5	1	0.019	0.039
Θ	0°	8°	0°	8°