

Description

The HSBE3901 is the high performance complementary N-ch and P-ch MOSFETs with high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.


The HSBE3901 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Product Summary

BVDSS	RDSON	ID
30V	28mΩ	7A
-30V	32mΩ	-7A

PRPAK3*3 NEP Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V _{DS}	Drain-Source Voltage	30	-30	V
V _{GS}	Gate-Source Voltage	±20	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	7	-7	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	5	-5	A
I _{DM}	Pulsed Drain Current ²	20	-18	A
EAS	Single Pulse Avalanche Energy ³	8.1	45	mJ
I _{AS}	Avalanche Current	12.7	-30	A
P _D @T _A =25°C	Total Power Dissipation ⁴	2.5	2.5	W
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	85	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	50	°C/W



N-Channel Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	---	---	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =6A	---	---	28	mΩ
		V _{GS} =4.5V, I _D =4A	---	---	40	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.0	---	2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-4.2	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =24V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =6A	---	12.8	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	2.3	---	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =20V, V _{GS} =4.5V, I _D =6A	---	5	---	nC
Q _{gs}	Gate-Source Charge		---	1.11	---	
Q _{gd}	Gate-Drain Charge		---	2.61	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =12V, V _{GS} =10V, R _G =3.3Ω I _D =6A	---	7.7	---	ns
T _r	Rise Time		---	46	---	
T _{d(off)}	Turn-Off Delay Time		---	11	---	
T _f	Fall Time		---	3.6	---	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	416	---	pF
C _{oss}	Output Capacitance		---	62	---	
C _{rss}	Reverse Transfer Capacitance		---	51	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	7	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	24	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
- 3.The EAS data shows Max. rating. The test condition is V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=12.7A
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.



P-Channel Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10V, I_D=-6A$	---	---	32	m Ω
		$V_{GS}=-4.5V, I_D=-4A$	---	---	56	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.0	---	-2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-4.2	---	mV/ $^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-24V, V_{GS}=0V, T_J=25\text{ }^\circ\text{C}$	---	---	1	μA
		$V_{DS}=-24V, V_{GS}=0V, T_J=55\text{ }^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-5V, I_D=-6A$	---	12.6	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	15	---	Ω
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-20V, V_{GS}=-4.5V, I_D=-6A$	---	9.8	---	nC
Q_{gs}	Gate-Source Charge		---	2.2	---	
Q_{gd}	Gate-Drain Charge		---	3.4	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-24V, V_{GS}=-10V, R_G=3.3\Omega, I_D=-1A$	---	16.4	---	ns
T_r	Rise Time		---	20.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	55	---	
T_f	Fall Time		---	10	---	
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1\text{MHz}$	---	930	---	pF
C_{oss}	Output Capacitance		---	148	---	
C_{rss}	Reverse Transfer Capacitance		---	115	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,5}	$V_G=V_D=0V, \text{Force Current}$	---	---	-7	A
I_{SM}	Pulsed Source Current ^{2,5}		---	---	-24	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=-1A, T_J=25\text{ }^\circ\text{C}$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=-25V, V_{GS}=-10V, L=0.1mH, I_{AS}=-30A$
- 4.The power dissipation is limited by $150\text{ }^\circ\text{C}$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V_{GS(th)} vs. T_J




Fig.6 Normalized R_{DSON} vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching



P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching



PRPAK3X3 NEP Package Outline Dimensions



SYMBOLS	MILLIMETERS		
	MIN	NOM	MAX
A	0.700	0.800	0.900
A1	0.000	—	0.050
b	0.240	0.300	0.350
c	0.080	0.152	0.250
D	2.800	2.900	3.000
E	2.700	2.800	2.900
E1	2.200	2.300	2.400
e	0.650 BSC		
L	0.200	0.375	0.450
L1	0.000	—	0.100
$\theta 1$	0°	10°	12°