

Description

The HSO2726 is the low RDSON trenched N-CH MOSFETs with robust ESD protection. This product is suitable for Lithium-ion battery pack applications.


The HSO2726 meet the RoHS and Green Product requirement with full function reliability approved.

- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Product Summary

V _{DS}	20	V
R _{DS(ON),max}	14.5	mΩ
I _D	7	A

TSSOP8 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	20	V
V _{GS}	Gate-Source Voltage	±12	V
I _D @T _A =25°C	Continuous Drain Current ¹	7	A
I _D @T _A =70°C	Continuous Drain Current ¹	5.6	A
I _{DM}	Pulsed Drain Current ²	80	A
P _D @T _A =25°C	Total Power Dissipation ³	2	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	62.5	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_D=250\mu\text{A}$	20	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=3.5\text{A}$	10	12	14.5	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.0\text{V}$, $\text{I}_D=3.5\text{A}$	10.5	12.5	15	
		$\text{V}_{\text{GS}}=3.7\text{V}$, $\text{I}_D=3.5\text{A}$	11	13.5	17	
		$\text{V}_{\text{GS}}=3.1\text{V}$, $\text{I}_D=3.5\text{A}$	12	14	19.5	
		$\text{V}_{\text{GS}}=2.5\text{V}$, $\text{I}_D=3.5\text{A}$	13	16	23	
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$, $\text{I}_D=250\mu\text{A}$	0.5	---	1.2	V
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=16\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	μA
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 8\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	---	---	± 10	μA
g_{fs}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}$, $\text{I}_D=3.5\text{A}$	---	21	---	S
Q_g	Total Gate Charge (4.5V)	$\text{V}_{\text{DS}}=15\text{V}$, $\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=7\text{A}$	---	11.2	---	nC
Q_{gs}	Gate-Source Charge		---	1.6	---	
Q_{gd}	Gate-Drain Charge		---	2.9	---	
$\text{T}_{\text{d(on)}}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=10\text{V}$, $\text{V}_{\text{GS}}=4.5\text{V}$, $\text{R}_G=3\Omega$	---	30	---	ns
T_r	Rise Time		---	250	---	
$\text{T}_{\text{d(off)}}$	Turn-Off Delay Time		---	450	---	
T_f	Fall Time		---	700	---	
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=15\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	850	---	pF
C_{oss}	Output Capacitance		---	81	---	
C_{rss}	Reverse Transfer Capacitance		---	70	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$\text{V}_G=\text{V}_D=0\text{V}$, Force Current	---	---	7	A
V_{SD}	Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_S=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics



Dual N-ch 20V Fast Switching MOSFETs




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J



Dual N-ch 20V Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Gate Charge Waveform

TSSOP8 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.200		0.047
A2	0.800	1.000	0.031	0.039
A1	0.050	0.150	0.002	0.006
e	0.65 (BSC)		0.026 (BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

Marking Instruction

