

Description

The HSBA03R0120 is the high performance complementary N-ch and P-ch MOSFETs with high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.


The HSBA03R0120 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Product Summary

BVDSS	RDSON	ID
30V	12mΩ	24A
-30V	29mΩ	-16A

PRPAK5*6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V _{DS}	Drain-Source Voltage	30	-30	V
V _{GS}	Gate-Source Voltage	±20	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	24	-16	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	15	-10	A
I _{DM}	Pulsed Drain Current ²	94	-61	A
I _{AS}	Avalanche Current	23	-28	A
P _D @T _C =25°C	Total Power Dissipation ⁴	18	18	W
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	62	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	7.2	°C/W



N-Channel Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	30	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.023	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=10A$	---	9.4	12	m Ω
		$V_{GS}=4.5V, I_D=5A$	---	13	18	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.2	1.5	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-5.2	---	mV/ $^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=24V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{DS}=24V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	10	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
Q_g	Total Gate Charge (4.5V)	$V_{DS}=20V, V_{GS}=4.5V, I_D=12A$	---	7.2	---	nC
Q_{gs}	Gate-Source Charge		---	2.3	---	
Q_{gd}	Gate-Drain Charge		---	3	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=12V, V_{GS}=10V, R_G=3.3\Omega, I_D=5A$	---	4.1	---	ns
T_r	Rise Time		---	9.8	---	
$T_{d(off)}$	Turn-Off Delay Time		---	22	---	
T_f	Fall Time		---	6.0	---	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	620	---	pF
C_{oss}	Output Capacitance		---	85	---	
C_{rss}	Reverse Transfer Capacitance		---	65	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,5}	$V_G=V_D=0V$, Force Current	---	---	24	A
I_{SM}	Pulsed Source Current ^{2,5}		---	---	46	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



P-Channel Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-30	---	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =-1mA	---	-0.021	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-7A	---	24	29	mΩ
		V _{GS} =-4.5V, I _D =-4A	---	35	46	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.0	-1.6	-2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-4.2	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-24V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =-24V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
Q _g	Total Gate Charge (-4.5V)	V _{DS} =-20V, V _{GS} =-4.5V, I _D =-12A	---	9.8	---	nC
Q _{gs}	Gate-Source Charge		---	2.2	---	
Q _{gd}	Gate-Drain Charge		---	3.4	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =-24V, V _{GS} =-10V, R _G =3.3Ω, I _D =-1A	---	16.4	---	ns
T _r	Rise Time		---	20.2	---	
T _{d(off)}	Turn-Off Delay Time		---	55	---	
T _f	Fall Time		---	10	---	
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	---	930	---	pF
C _{oss}	Output Capacitance		---	148	---	
C _{rss}	Reverse Transfer Capacitance		---	115	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	-16	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	-30	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =-1A, T _J =25°C	---	---	-1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



N-Channel Typical Characteristics




Figure 1 Continuous Drain Current vs. Tc




Figure 2 Normalized $R_{DS(on)}$ vs. Tj




Figure 3 Normalized V_{th} vs. Tj




Figure 4 Gate Charge Waveform




Figure 5 Normalized Transient Impedance




Figure 6 Safe Operating Region



P-Channel Typical Characteristics




Figure 7 Continuous Drain Current vs. Tc




Figure 8 Normalized $R_{DS(on)}$ vs. Tj




Figure 9 Normalized V_{th} vs. Tj




Figure 10 Gate Charge Waveform




Figure 11 Normalized Transient Impedance




Figure 12 Safe Operating Region



Parameter Test Circuits




Figure 13 Unclamped Inductive Switching (UIS) Test circuit and waveforms




Figure 14 Resistive Switching time Test circuit and waveforms





Figure 15 Gate charge Test circuit and waveforms



Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.000	0.032	0.039
A1	0.000	0.005	0.000	0.000
b	0.350	0.490	0.014	0.019
C	0.254 Ref		0.254 Ref	
D	4.900	5.100	0.193	0.200
E	5.700	5.900	0.225	0.232
e	1.27 BSC		1.27 BSC	
F	1.600 Ref		1.600 Ref	
G	0.600 Ref		0.600 Ref	
H	5.950	6.200	0.235	0.244
L1	0.100	0.180	0.004	0.007
K	1.600 Ref		1.600 Ref	